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ABSTRACT 
This paper presents an optimising model for integrating the traditional reliabilitv orediction 
methodolog; with simple analyiical techniques to facilitate-the designer to decide upon the &e*ory fault- 
tolerant choices of an onboard computer. In this exercise. the hardware reliabilitv estimates of a circuit 
~ ~ 
without any error correction as well as that of a circuit with error detection and correction were calculated. 
The failure rates of each component and soldering have been accounted for inthese orediction orocedures. 
A suitable probability distribkion is chosen for &ta errors and is analytically combhed with t i e  hardware 
reliability predictions to study the trade-offs. An optimum strategy for introducing the hardware error 
correction logic in the circuit is presented. 
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1. INTRODUCTION 
Study of the possible fault tolerance options 
and associated reliabilities is of utmost importance 
in safety/misslon critical systems, such as onboard 
computers of launch vehicles. Modem mission critical 
real-time systems, such as onboard computers in 
launch vehicles, have a very high requirement for 
reliability. This is achieved using both fault avoidance 
and fault tolerance design. Through fault avoidance 
techniques, the elemental stability of hardware and 
software is increased. For hardware fault avoidance 
usage of highquality components like MIL 883B 
class, thorough screening, derating, packaging (to 
protect from heat, shock, vibration), test and evaluation 
are the general methods. In the case of software, 
the methods employed include requirement analysis, 
configuration control, code walk through, and verification 
and validation. 
To realise fault tolerance, redundancy in space, 
time or combined domains is necessary. The aim 
is to maintain correctness and timelines even in 
case of a fault. Due to the real-time nature of 
these systems, it is essential that the exploitation 
of time redundancy does not jeopardise the timeliness 
attribute of the system' and it is customary to 
adhere to static redundancy techniques. Of late, 
the relevance of memory hardware soft errors has 
been realised and subjected to extensive studies2. 
In case of memory circuits, mirror images are 
employed to assist in error detection. Hence in 
most of the real-time systems, data error detection 
and correction logic is hardwired. This calls for 
addition of hardware, which in turn will increase 
the complexity and thereby reduce the reliability. 
Hence, an optimising model is required to assess 
the associated trade-offs. 
Traditional reliability prediction methods, such 
as parts count and part stress take into account 
only the hardware aspects, such as quality of components, 
derating, environment of operation, etc. It generally 
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uses exponential model of reliability distribution 
specific to the hardware characteristics. However, 
probability distribution of data errors cannot be 
modelled using exponential distribution. Rectnt research 
in reliability modelling has come up with Markov 
models for system error states. Usually the system 
modeiling tends to become more complex and several 
advanced software tools have been developed' to 
manipulate the state vector matrix to arrive at 
state probability. However, these techniques have 
not so far gained wide acceptance by the designers. 
In this context, an attempt has been made to 
bring out a simple approach combining traditional 
reliability prediction with a piobability distribution 
of data errors. This approach gives a theoretical 
framework to establish an optimum strategy to 
incorporate an error detection and correctim circuit. 
A case study of memory circuits of an onboard 
computer is presented. Traditional reliability prediction 
in conjunction with suitable an~lytical techniques 
has been applied to compare reliability figures of 
two hardware circuits and to assist the designer in 
choosing the one with optimum reliability. 
2 .  SYSTEM DESCRIPTION 
An onboard computer in a launch vehicle carries 
out vital functions, such as navigation, guidance 
and control. Major tasks executed by the onboard 
computer are digital autopilot, guidance computation 
and sequencing functions. The control-related functions 
are executed as periodic tasks, where the periods 
of execution are few milliseconds. The architecture 
of the onboard computer employs dual redundanoy 
with cross-strapping4. All application prodrams reside 
in PROMS, while parameters anLenable to last minute 
changes are kept in RAM. The CPU is a 32-bit 
processor. A real-time software executive manages 
the resources of the computer end schedules various 
tasks. Memory circuits contain a bank of 128 x 8 
K RAM and controlled by field programmable gate 
array (FPGA) chip. 
3 .  MODEL INTEGRATING HARDWARE 
RELIABILITY WITH DATA ERRORS 
Due to the mission critical nature of onboard 
computers, the designer is inclined to add as many 
fault-tolerant features as possible for the computer. 
This approach results in added weight, cost and 
eventually a reduction in overall reliability. The 
level of redundancy to be incorporated in such a 
system involves a critical judgement about various 
contrasting views and obtaining a reasonable trade- 
off. To help the designer in this scenario, a general 
optimising model integrating hardware reliability 
and data errors is being brought out. It is assumed 
that the data errors are statistically independent. 
3.1 Reliability Model 
The circuit without any error correction scheme 
will be referred to as circuit A. Similarly, the circuit 
with built-in k-bit error detection and correction be 
represented as circuit B. Obviously the hardware 
reliability of circuit B will be smaller as compared 
to that of circuit A, since circuit B will contain 
more number of components. However, circuit B 
will have better availability than circuit A since it 
will be able to mask the specified number of bit 
errors. In a complex system with active redundancy, 
where such a circuit itself becomes a component 
of the total system, the overall system reliability 
needs to take into account both the hardware reliability 
as well as the availability factors (though indirectly). 
Only thsn a judicious comparison of the circuits 
can be made. The model presents solution to one 
such scenario. 
Let h, represent the hardware reliability of 
circuit A and h ,  represent the hardware reliability 
of circuit B. It is also assumed that both h, and 
h,  are given by standard exponential distributions. 
Let X be the random variable representing the 
number of bits in error, i.e., X = 0 represent 
no-bit errors, X= 1 represent single-bit errors and 
X = k represent k-bit errors. Assume that 
p, = probability (X = i ) .  The term error mode 
distribution means the fraction of errors of one 
particular error mode. Suppose k-bit error corrections 
have been incorporated in circuit B, where 1 S k 
5 n, then its effective reliability (comprising both 
hardware and data) is given by 
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So, to compare the reliability of circuit A 
with circuit B, one needs to compare these. 
So circuit B will be more reliable as compared 
to circuit A, if R, < R, .  
4. ARCHITECTURE O F  MEMORY 
CIRCUITS-CASE STUDY 
The objective of this case study is to make a 
comparative study of two hardware memory 
configurations to select one, with better overall 
reliability. Circuit A has no error correction logic, 
but can detect the memory errors by comparison. 
Details are given in Section 4.1. On the other 
hand, circuit B (details given in Section 4.2) has 
built-in, single-bit error correction logic using additional 
hardware. This change in configuration and addition 
of hardware has resulted in the reduction ofhardware 
reliability. Now the question is to what level of 
data errors can circuit B hold better overall reliability? 
4.1 Function of Circuit A 
Circuit A contains (Fig. 1) a bank of 8 RAM 
chips, each i28 K x 8. This is arranged as a malr, 
RAM and image RAM (four each). The control 
MAIN RAM 
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Figure 1. Architecture of circuit A 
logic for data storage and retrieval is implemented 
in an FPGA chip. The same data is stored in the 
main RAM and image RAM. While it is read back, 
the data in the main and the image locations are 
compared. If any mismatch is detected, the processing 
logic will pass on the information to the CPU and 
onboard computer (OBC) will be switched to the 
redundant 'chain. 
4.2 Function of Circuit B 
In circuit B (Fig. 2), the 8 RAM chips are 
arranged as data memory and check-bit memory. 
The control logic for data storage and retrieval 1s 
implemented in the two FPGA chips. In this circuit 
the data and the check bits are read back and 
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Figure 2. Architecture of circuit B 
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data. Thus, the circuit takes care of any single bit 
error. However if it is more than single-bit error, 
OBC will be switched to redundant chain. 
5. RELIABILITY PREDICTION & 
OPTIMALITY ANALY SlS 
As in this case study, it is often the system 
designer's job to justify the design decisions made 
from the available options in accordance with the 
requirements and constraints. Two methods have 
been explained for arriving at an optimal design 
choice of whether to use the circuit A having no 
error correction or the circuit B having memory 
error detection and correction. The first method is 
based on traditional analytical approach, whereas 
the second method shows how one can incorporate 
the knowledge about error mode probability distributions 
into one's analysis. 
5.1 Assumptions & Conditions 
Reliability analysis is based on the circuit and 
the input data given by the designer. 
Parts stress method is used for calculation of 
failure rate. 
Derating details are taken as per the space 
utility guidelines. 
MIL-HDBK-217F-notice 2 as available in the 
reliability prediction software-RELEX Reliability 
Prediction, USA, is used for generating the 
failure rates 
Mission time for the calculation purpose is 
assumed as 1 hr, including the crucial last 
phase of checkout. 
Table 1.  Hardware failure rates of cil 
Exponential model is used for reliability prediction. 
5.2 Hardware Reliability 
The reliability figures have been computed for 
both circuits A and B by the parts stress method 
using RELEX Reliability Prediction package and 
the values obtained are: 
Reliability of circuit A for 1 hr, 11, = 0.99999130 
Reliability of circuit B for 1 hr, h,  = 0.99998740 
Details of the above calculations are shown in 
Tables 1 and 2. 
5.3 Trade-off using Traditional Method 
A memory unit of one byte can theoretically 
have number of bits in error up to X=8. However, 
in practice the probability of X > 2 is extremely 
low and those probabilities can safely be ignored. 
One such reference being, 'if the probability of an 
error is one in a hundred quadrillion, and if the 
memory system is running at 100 MHz (10 ns), and 
if you have 128 MB of RAM (about 1 billion bits), 
then you would expect on an average to see one 
single-bit error every one second and one double- 
bit error every 500 quadrillion seconds (somewhat 
more than the age of the ~n ive r se ) '~ .  
Also, in some systems, the designer may not 
have the estimates of parameters of the probability 
distribution function to be used to characterise the 
number of bit errors. However, the designer might 
have the error mode distribution or individual probabilities 
of failures based on experience and past data. In 
.wit  A (with error detection only) 
Component name1 Function Failure rate per Quantity Total failure rate 
part no. million hr 
FPGA, A 1425A Error detection 1.36042 1 1.36042 
SRAM ED1 88128 128K x 8 SRAM stare the 0.61976 8 4.95808 
datalcheck bits 
Solder joints Interconnections 0.00670 410 2.74700 
Total 9.06550 
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Table 2. Hardware failure rates of circuit B (with error detection and correction) 
Component name Function Fallure rate per Quantity Total failure rate 
1 part no. million hr 
FPGA, A1425A Error detection and 1.36042 2 2.72084 
correction 
SRAh4 ED1 88128 128K x 8 S W  store 0.61976 8 
the dataloheck bits 
Buffer, 54ACT245 Octal bus transceiver 0.18156 4 0.72624 
Solder joints Interconnections 0.00670 632 4.23440 
Total 12.63956 
such cases, a simplified analysis based on traditional 
way can be performed as: 
Effective reliability of circuit A 
R,= Hardware reliability * probability(n0 data error) 
= h , * ( l - q )  
Effective reliability of circuit B 
R ,  = Hardware reliability * [probability(no data error) 
+ probability(sing1e-bit error)] 
= h, * ( 1-q  +p*q ) 
= h, * [ 1- q*(l-p) ] 
where 
h,= Hardware reliability of circuit A 
0.999990 1 
h, = Hardware reliability of circuit B 
q = Probability of data error 
p = Error mode distribution for a single-bit error 
Assuming various values for q, one can calculqte 
the effective reliabilities of circuits A and B. Qy 
generating a plot of these reliability values versps 
the data error probability, it is easy to find the 
break-even point where both reliabilities are the 
same. For this case study, the value of p was 
assumed to be 0.95 as per suggestions of the 
design team. The reliability values were computed 
for both the circuits A and B over a range of 
values for data error probability. The trade-off 
0 999980- I I I 
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PROBABtLtTY Or MEMORY ERROR (17) 
Figure 3. Reliability trade-offs of circuits A and B 
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graph 1s plotted in Fig.3. From this graph, it can 
be seen that both the curves Intersect at the point 
correspond~ng to a data error probability of 
3.2 x This implies that the circuit B fares 
better in terms of reliability and avoids loss of one 
chain when data error probability exceeds 3.2 errors 
per lo6 bytes. 
5.4 Optimality Analysis based on General 
Model 
However, one cannot totally rule out the possibility 
of multiple-bit errors in aerospace environment, as 
the following example indicates. JAS-2 was a radio 
satellite developed by the Japan Amateur Radio 
League, constructed by Nippon Electric Co and 
was launched on an H-I1 launch vehicle into a 
797 X 13 17 km sun-synchronous orbit &om Tanegashima 
Space Centre, Japan, on 17 August 1996. In 1998, 
it was reported that the satellite suffered a series 
of 2-bit memory error upsets which made commanding 
difficult7. Since the mission times of satellites are 
much longer (typically several years), as compared 
to that of satellite launch vehicles (typically in tens 
of minutes), there is high risk of exposure to 
radiation and hence high probabilities for multiple- 
bit-errors. Hence, the model developed needs to 
account for such scenarios as well. For events that 
occur randomly and independently with a random 
variable (number of successes) X, with a constant 
rate m per unit time or region, the probability distribution 
is called Poisson distribution and is given by 
e-'/ f (x)  = P ( ~ P )  = 7 where X = 0,1,2 ... (2) 
where p is the average number of successes occurring 
in the given time frame or region and e = 2.71828. 
In the present case, X i s  the random variable 
representing X-bit error and success represents 
happening of such an error. One immediate question 
may be whether these errors are independent and 
identically distributed. In the present case, the authors 
are looking at a region, say a byte of memory and 
flO).fll),...flS) typically gives them the probability 
of corresponding number of bits in error, so that 
they can use f(i) in place of pi. 
Combining inequality (1) and Eqn (2), one can 
say that circuit B will he better than circuit A, 
Since only single-bit error correction was employed 
in Circuit B, the Eqn (3) can be simplified as: 
Circuit B is better if (4 -hoe-' < h,e-'p (4) 
Using the reliability values as computed for 
both the circuits A and B (given in Section 5.2), 
the left hand side of inequality (5) is evaluated 
to be 3.9 x This means that circuit B fares 
better in terms of reliability and avoids loss of 
one chain when the expected average data error, 
m exceeds 3.9 errors per lo6 bytes. If the expected 
data error is  less than 3.9 errors per lo6 bytes 
then circuit A shows better reliability. 
The results obtained from both the analyses 
are reasonably close within the constraints of 
error data logging and estimation accuracy of 
the designer. It can be seen that in systems 
where the error mode probabilities are characterised 
by some other known probability distribution, a 
similar analysis can be performed by substituting 
the corresponding values in inequality-1. 
6 .  CONCLUSIONS 
The paper has looked into the need for memory 
fault tolerance and its implementation in OBC. 
One of the typical dilemmas related to the reliability 
of the system, faced by the designers during such 
an ~mplementation has been described. A traditional 
method using analytical technique is presented to 
arrive at an optimum decision on whether to use 
single-bit error correction or not. Subsequently, a 
general optimising model is proposed for deciding 
whether to use k-bit error correction circuit or not. 
MATHEW, er 01.: OPTIMISING MODEL FOR MEMORY FAULT TOLERANCE IN ONBOARD COMPUTER 
In this general approach, data errors have been 
modelled using Poisson distribution. In future work, 
the authors plan to incorporate other probability 
distributions as well as to use generic failure models. 
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